Introduction
Modern multiprocessor systems sometimes provide a weakly consistent view of memory to multi-threaded programs, in which the order of memory operations performed by one or more processors in the system may appear to have occurred out of sequence with respect to the order specified by each processor's program. When communication among processors necessitates establishing a well-defined ordering of operations, memory barrier instructions must be explicitly added by the programmer to specify the ordering.
In current processor architectures, these memory barrier instructions perform ordering with a processor-centric view, i.e., memory ordering instructions control only the processing and visibility of memory accesses for the processor that performs the memory ordering operation. This model implies, e.g., that if two processors want to communicate in a reliable producer-consumer mode, then both processors have to use appropriate memory ordering instructions. Typically, processors offer multiple variants of memory ordering instructions with different ordering guarantees. These variants are useful to tune the cost of memory ordering for processors with different roles in the synchronization (sender, receiver) but do not address the principal problem of the processor-centric memory ordering mechanism.
When the processor-centric mechanism of memory ordering is used for the implementation of higher level synchronization constructs like locks or barriers, a significant number of memory ordering operations occur superfluously [35] . Although this does not affect correctness, it can degrade application performance because memory ordering operations are relatively costly compared to other instructions. Prior work has demonstrated efficient memory consistency implementations that use aggressive speculation combined with large amounts of buffering [10, 28] , however the cost of buffering and speculation verification hardware can be prohibitively expensive.
We present the design of a combined hardware/software mechanism called conditional memory ordering (CMO) that improves performance by determining circumstances in which a memory ordering operation is unnecessary, and avoiding the overheads of these operations by reducing the frequency of invoking hardware memory ordering mechanisms. CMO is not a new memory consistency model, but a new programming interface and implementation that can be used to optimize synchronization algorithms in existing memory models.
CMO is not processor-centric: it allows one processor to control the ordering of operations performed by another processor in the system. The necessity of invoking memory ordering mechanisms is determined dynamically according to information about previous memory ordering events in a multiprocessor system. This paper makes the following contributions:
• We present a detailed characterization of synchronization and memory ordering operations in lock intensive Java workloads and demonstrate that a large majority of memory ordering operations occur redundantly.
• We describe a programming interface, called conditional memory ordering (CMO), that eliminates virtually all inefficiencies due to redundant memory ordering operations.
• We describe a possible hardware implementation of CMO.
• We evaluate the performance potential of CMO and its hardware implementation using a software prototype and an analytical model.
Characterizing the redundancies of memory ordering in conventional locking algorithms
In this section, we characterize the locking behavior of a set of Java applications and describe and measure several circumstances in which memory ordering is redundant. We begin with some background material on locking protocols under various memory models. 1 . tid ⇐ unique id of current thread 2. while true do 3. atomic 4.
if l = 0 then 5.
l ⇐ tid 6. break 7.
end if 8.
end atomic 9. end while 10. sync acquire 
Memory ordering in conventional lock implementations
Figures 1 and 2 show implementations of lock acquisition and the lock release operations. Due to potential reordering of memory operations by the processor or memory system, an acquire operation is necessary in many architectures to correctly observe the most recent value of shared variables after a synchronization point. Updates to shared memory are guaranteed to be visible to other threads only after a release operation. A release operation is issued before a synchronization point [8] .
Let l be a lock variable that contains the unique identifier of the thread holding the lock when the lock is taken and 0 otherwise. Provisions for queued waiting and a counter for reentrant lock operations, which are often included in lock implementations, are omitted for simplicity.
In Figure 1 , lines 1 to 9 implement a lock operation, i.e. a thread is delayed until it finds the lock to be free and succeeds to take it in an atomic step. sync acquire in line 10 implements the memory ordering aspect of the lock operation and ensures that subsequent reads correctly observe write operations of the thread that previously released the lock. Depending on the memory model and the instruction set architecture, the sync acquire operation can be a no-op (e.g. in sequentially consistent systems), can be implied by the preceding atomic read-modify-write (e.g., Intel IA32 [15] ), or is an explicit instruction (e.g. the PowerPC isync instruction, which prevents instructions following the isync from executing before instructions that precede the isync, thus satisfying this criterion [31] ).
In Figure 2 , line 2 implements the unlock operation, and sync release guarantees that other threads will observe previous writes issued by the current thread. The synchronization model underlying sync release is a push model, i.e. a processor makes memory consistent eagerly, immediately before releasing a lock. Depending on the memory model of the architecture, the sync release operation might be a no-op or an explicit instruction (e.g., the PowerPC lwsync instruction, which forces reads and writes preceding the instruction to be ordered before any writes following the instruction [31] ). In architectures that include explicit instructions for performing either sync acquire or sync release (e.g. Alpha, IA-64, PowerPC, SPARC RMO), these operations may have a longer latency than other instructions, causing a performance penalty with each use. CMO addresses this problem, by reducing the number of sync acquire and sync release operations that must be performed.
Experimental methodology
Our characterization and evaluation of CMO uses a set of single and multi-threaded Java benchmarks from the Java Table 1 . Benchmark characteristics
Grande [16] and SPEC benchmark suites selected for their high frequency of lock operations. Lock operations are particularly frequent in Java programs due to the language's synchronized keyword. We run these applications on IBM's J9 production virtual machine [11] , a state-of-the-art JVM that already aggressively reduces locking frequency using lock coarsening [33] and a limited form of escape analysis [6] . Our experiments are performed on both Power4 and Power5 multiprocessor systems running AIX, with four and six processors respectively. We present data for previous generation Power4-based systems because the higher cost of memory ordering instructions on this system may be used to project performance improvement on other types of systems (e.g. directory-based systems) where the costs of memory ordering instructions may be higher. Table 1 presents our benchmark suite with setup parameters.
Because hedc and jigsaw are not CPU-bound in the configuration that we tested, we do not report any performance improvement for these application, however they provide additional evidence of the locking redundancies that are identified and exploited by CMO.
Frequency of memory ordering
The overheads caused by memory ordering instructions are a function of their execution frequency. In this subsection, we quantify the frequency and performance costs of these instructions for a set of Java applications. Table 2 shows the frequency of lock acquire operations performed by a commercial Java virtual machine when executing the benchmarks programs; this data includes locking that is performed on behalf of the benchmark program and also internal locking by the virtual machine. Notice that the frequency of memory ordering operations is at least twice the locking frequency, as every lock acquire is followed by a corresponding lock release operations. In addition, explicit memory ordering can also occur with module initialization, recompilation, garbage collection, and volatile variable access. We don't account for these incidents in the table.
Column usr specifies the fraction of instructions that are executed in user mode. The characterization that follows refers only to locking that occurs in this mode. Column freq reports the number of lock operations that occur per thousand user mode instructions, [% -total] specifies how much this locking contributes to the overall (user + system) locking in the system. Most benchmarks spend a large majority of their execution time in user mode, yet for some programs, a significant fraction of total lock events occurs in system mode. This indicates that the frequency of locking in the AIX kernel is higher than our set of applications. Although this work focuses on lock optimization at the JVM level, there may also be opportunity using CMO in kernel lock routines.
Column contended characterizes lock usage patterns and specifies how many of 1000 lock acquire operations find a lock being owned or waited on by another thread. In single-threaded programs, such a situation can never occur (jbb2000 (1 wh) is not entirely single threaded). We observe that even for multi-threaded programs, this situation is rather rare but not uncommon for well-optimized server programs with high-degrees of concurrency (jigsaw, WAS/trade6, WAS/jas).
The J9 virtual machine implements bimodal locks, where the lock implementation adapts itself to the usage pattern [27] . Acquire and release on uncontended locksthe common case according to Table 2 -require only a few instructions, including memory ordering operations, which can contribute significantly to the overall cost. For some percentage of contended locks (reported in the inflated column), excessive contentions cause them to be inflated. Lock and unlock operations on inflated locks are more costly and hence memory ordering operations constitute only a small fraction of the total cost.
Sources of memory ordering redundancy
In an implementation of the acquire-release model that executes memory ordering operations at every acquire and release point (Section 2.1), some of the ordering operations can occur redundantly in a specific execution. The design of CMO is motivated by different classes of redundancy that are defined and quantified in our earlier work [ Table 2 . Characterization of locking in user mode.
Thread-confinement of lock variables. Memory ordering that occurs for lock variables that are solely accessed by a single thread are redundant [24, 35] . Table 3 , column thr-conf quantifies the occurrence of thread-confined synchronization for multi-threaded benchmarks. Threadconfined synchronization is mainly an idiosyncrasy of the Java programming model and its standard library implementation. A single-threaded application would report 100% redundancy. Despite the aggressive elimination of thread-confined locking by the compiler, a large fraction of thread-confined lock use and memory synchronization remains.
1
Thread locality of locking. Locality of locking is a situation where consecutive acquires of a lock variable are made by the same thread. Since no other thread is acquiring the lock in the interim, there is no communication and therefore no need to perform ordering at the first release and second acquire. Thread-confinement is a special case of thread locality, where the locality of access extends over the whole lifetime of a lock. Table 3 , column thr-loc quantifies the locality of locking. Memory ordering operations that occur with a lock access that experiences locality are redundant [35] .
Eager releases and repetitive acquires. Implementations of memory ordering operations are commonly oblivious to the lock variable l with which these operations occur.
A result is that memory ordering instructions order memory accesses to any part of the memory, not only to variables that are accessed inside the critical section protected by l. This gives rise to further redundancies: a sync release 1 The methodology used for the collection of data in Table 3 was limited to the Java application itself (thus excludes locking performed internally to the JVM/GC/JIT and native libraries). operation might occur redundantly (eagerly) if the subsequent sync acquire operation to that lock is separated in the happens before relation by another sync release and sync acquire.
where → is the happens before relation, the memory ordering operations performed by unlock(x) are redundant in this execution.
The dual redundancy can occur for a sync acquire (repetitive acquire) that is preceded by another acquire that had already established the memory ordering [35] . Eager releases and repetitive acquires can be avoided by associating shared data with specific lock objects (as in [5] ), or through logical clock systems [19] , which we also use in our implementation. 
Programming model of CMO
This section illustrates CMO and describes how it can be used to implement mutual exclusion using locks. 1 . tid ⇐ unique id of current thread 2. while true do 3.
end atomic 10. end while 11. sync conditional (relnum) Figure 3 . Acquire of lock l with conditional memory ordering. Figures 1 and 2 , the model of memory synchronization is however different: the release synchronization is omitted at the unlock operation and "recovered" at the lock operation -only if necessary. Necessity is determined according to a release number that is communicated between the thread that unlocks l and the thread that subsequently locks l.
Figures 3 and 4 correspond to the lock and unlock operations in

Release numbers
A release number is a value (details on the format are given in Section 4) that reflects a combination of a processor id and a counter of the release synchronization operations (release counter) that the respective processor performed at a certain stage during the execution of a program. From the programmer's point of view, the value and the interpretation of the bit sequence is not of interest; the release number is treated as an opaque value that is stored in the synchronization variable to convey information about the memory consistency and synchronization state of the system from a lock release to the subsequent lock acquire of the same lock variable. In the CMO programming model, the interpretation of the lockword l is as follows: l holds either the unique id of a thread, or a release number. We use the following notation when referring to the individual release number fields: THREAD(l) refers to the unique identifier of the thread holding lock l if the lock is taken, 0 otherwise. RELNUM (l) is the release number left by the processor that previously released l, or 0 if the lock is taken. Note that 'previously' is well defined because lock and unlock actions on a lock are totally ordered.
The flow synchronization aspect in the CMO variant of the lock and unlock operations is the same as in Figures 1  and 2 . The focus of the discussion is therefore on the handling of the release number and the explicit ordering of memory accesses. The release number is provided by the processor (line 1 in Figure 4 ) and stored in the lockword l (line 4 in Figure 4 ). Note that sync release is omitted at unlock. The pseudo code explicitly specifies that the update of l shall occur atomically; an implementation typically performs this unlock step in a single store operation to a word-sized variable, for which atomicity is naturally given on common processor platforms.
Conditional memory ordering
After successfully acquiring the lock (lines 2-10 in Figure 3) , the previous release number found in the lockword is passed as an argument to the sync conditional instruction in line 11. This operation is the core of CMO: based on the release number, the system arranges that release synchronization is recovered at the processor that previously released the lock, but only if necessary. Conceptually, sync conditional implies sync acquire at the processor that issues the instruction. Figure 5 shows the logic performed during the execution of the sync conditional instruction. The notation PROCID(r) and RELCTR(r) reflect access to the individual fields of a release number r. In the common-case (the condition in line 5 evaluates to false), no synchronization is necessary. However, in some circumstances the sync remote operation must be performed on the designated remote processor (line 7). Both, sync conditional and sync remote, shall be implemented in hardware. Their logic and implementation are described in more detail in Section 4.
A thread may execute on different physical processors during its lifetime due to migration; it is assumed that the operating system context switch handler includes a conventional memory ordering instruction, which is already the case for most operating systems.
Because the release number includes processor-specific information, it may not be obvious why this protocol metadata itself is consistent in the event of thread migration. The key insight is that a "stale" release number will conservatively cause memory synchronization. During an unlock operation, if the unlocking thread is migrated between executing lines 1 and 2, a "stale" release number may be written to l. The release number is, however, still correct with respect to the protocol, because it pertains to a processor that has a consistent view of the updates that the thread previously performed on memory. A future acquire will correctly use that processor as a reference when evaluating the need to apply memory synchronization (sync conditional). A thread migration during an acquire does not create a new release number, and the release number that is read does not pertain to the processor that is performing the acquire (it pertains to the processor that last released the lock), therefore it cannot be affected by migration.
Although it is possible to completely implement the protocol in software using either a polling mechanism (as is done in our software prototype described in Section 5.1), or an interrupt mechanism, these options are unwieldy due to performance overhead. Polling is inherently lowperformance, as the polling itself consumes CPU time. Because the operating system must also isolate running applications from malicious code, the construction of lowoverhead user-level interruption mechanisms is also difficult. In the next section, we describe hardware for efficiently supporting the sync conditional instruction.
Hardware support for CMO
At minimum, an implementation of CMO must include support for the sync conditional instruction to provide a mechanism with which one processor may initiate memory ordering at another processor. Since the only architecturally visible aspect of CMO is the addition of this single instruction, it should be obvious that CMO is backwards compatible with respect to existing software.
A very simple implementation may unconditionally send a sync remote message to the designated processor, which would in turn perform the necessary memory ordering. Such an implementation would avoid the complexity of the release counter mechanism altogether. However, many applications perform remote synchronization frequently such that the cost of these operations will incur a performance penalty. The release counter mechanism (Section 4.1) provides a means of reducing the frequency of these operations. Figure 5 contains pseudo-code describing the logical operations performed in hardware at the execution of a sync conditional instruction. A release number is maintained per processor, organized as a vector and logically shared system-wide (labeled relvector in Figure 5 ). This vector cannot be written explicitly; it is incremented as a side-effect of a memory ordering operation. Only the release vector entry corresponding to the local processor may be explicitly read, which is stored by software in the lockword when performing a lock release.
Logical operation
When performing an acquire operation, the lockword is read and passed to the sync conditional instruction as a single register operand. The sync conditional instruction compares this operand to the release vector entry for the local processor (shown at line 5 of Figure 5 ). If the processor id components of the two release numbers are equal, memory ordering is unnecessary, and the instruction completes execution.
If the two processor identifiers are not equal, meaning the lock was most recently released at a different processor, the release counter portion of the register operand is compared (line 6) to the release vector entry for the remote processor. If the two are equal, it is possible that the remote processor may not have performed a memory ordering operation since it wrote the lockword, and therefore memory ordering may be necessary at the remote processor. Consequently, the actions specified in the sync remote portion of Figure 5 are performed. Otherwise, it is known that the remote processor performed already a sync release operation since it unlocked the lock, and sync remote is therefore unnecessary.
The release counter for processor pid allows other processors to detect the occurrence of a sync release operation by processor pid since the moment that pid last released a certain lock.
The comparison of release counters is approximate due to their finite size. Wrap-around of a release counter value may cause some redundant remote memory ordering but does not affect the correctness of the protocol. Regardless of the outcome of the release counter comparison, a sync acquire operation is performed (line 9).
Release vector support
The most challenging part of the implementation is the maintenance of the release vector, which is updated at the execution of memory ordering instructions. Reads of the release vector should have low latency (since the release vector entry is read at the execution of every sync conditional instruction). To support low latency reads, a copy of the release vector is mirrored in local storage at each processor. Since updates to the release vector have fewer constraints relative to traditional coherence protocols (e.g. relaxed atomicity requirements), they can be maintained fairly simply. We believe that 32-bits of storage for each release number should be adequate, resulting in 32n-bits of storage per processor in an n-processor system. 2 Remote synchronization is conditionally performed at the execution of the sync conditional instruction, causing a sync release operation to be performed at the designated processor, and causing the release vector entry corresponding to the designated processor to be incremented in each processor's local mirrored copy of the release vector.
In order to inform the designated processor that a sync release operation should be performed, a point-topoint message is sent from the initiating processor to the designated processor. Upon reception of this message, the designated processor suspends execution of memory operations until its outstanding writes have been ordered with respect to other processors in the system (analogous to the execution of an lwsync instruction in PowerPC). The designated processor then sends a broadcast message to every other processor in the system, indicating that the release vector entry corresponding to the designated processor should be incremented at each mirrored copy. At the reception of this message by the originating processor, a sync acquire operation is performed (line 9 in Figure 5 ), and the sync conditional operation may complete. A similar implementation is used for maintaining the barrier synchronization register supported by Power5 systems [23] .
Although this protocol depends on a broadcast operation, the additional system bandwidth consumed is extremely low, because remote synchronization is rarely per-formed per sync conditional operation (as shown in Section 5.1). Since the frequency of sync conditional operations is already much lower than the frequency of load and store misses (another source of broadcast traffic in snoopbased multiprocessors), the overall fraction of address fabric bandwidth consumed by remote synchronization will be quite small. In future work, we plan to design a more scalable solution applicable to directory-based multiprocessors.
Release hints
So far, we have described an implementation ( Figure 5 ) where a processor increments its release counter only in response to a remote synchronization event (line 14), which we evaluate in the next section. In future work, we also plan to explore an optimization of this protocol that proactively increments release counters at points where memory is naturally ordered. For example, in most systems, write misses are naturally ordered at some point in time regardless of the existence of memory ordering instructions, as the write queue drains. By proactively updating release counters at moments when ordering occurs, subsequent stalls for memory ordering instructions may be reduced.
Release counters may be proactively incremented by issuing a release hint before an unlock operation (e.g. at line 1 in Figure 2 ) that would instruct a processor to increment its release counter as soon as the conditions of memory ordering according to a sync release are met. We plan to explore the tradeoff between aggressively issuing release hints and conserving limited interconnect bandwidth, potentially using a bandwidth-adaptation mechanism similar to [25] .
Evaluation
The CMO evaluation is split into three parts. In the first, we present the implementation of a software-only CMO prototype, which implements the sync remote operation using a high-latency inter-thread signaling mechanism. Considering the cost of this signaling, the software prototype performs quite well as presented in Section 5.2, illustrating CMO's effectiveness at avoiding memory ordering operations. However, in some benchmarks the frequency of sync remote operations reduces performance. In Section 5.3, we present CMO performance when including hardware support for the sync conditional instruction.
S-CMO: A software CMO prototype
We have initially implemented a simplified version of CMO in the context of the IBM J9 virtual machine, which we call S-CMO. S-CMO relies entirely on abstractions that are available in a Java virtual machine; S-CMO does not require any hardware support. The notion of a physical processor is replaced by a virtual processor, which corresponds
Proceedings of the 33rd International Symposium on Computer Architecture (ISCA'06) to each software thread running inside the VM. There is no tracking of release counters per virtual processor, i.e. the release number degenerates to the unique thread identifier.
In lieu of the protocol described in Figure 5 , a processor id pid is replaced with a unique thread id. The comparison of release counters (line 6) is omitted, which is conservative because sync remote is invoked more often than actually necessary due to the lack of release counter information. The implementation of remote synchronization relies on a user-level inter-thread polling/signaling mechanism.
A sync remote operation can be omitted if it targets a thread that is not currently scheduled on a CPU (e.g. if it has been context-switched out). These operations are avoidable because the operating system provides the necessary memory ordering at the time the thread is de-scheduled. The S-CMO protype exploits this property as follows: to determine whether the destination thread of a sync remote operation is currently scheduled on a processor, we use a version of AIX extended to provide information about the status of VM threads scheduled at each physical processor. We refer to this information as the active-thread scoreboard. The active-thread scoreboard is efficiently accesible to the VM. This scoreboard is only implemented on a version of AIX that runs on our Power5 systems; when experimenting using Power4 systems, we omit data (in Table 4 ) for benchmarks that have more threads than processors. The active-thread scoreboard is not necessary in a hardware CMO implementation.
Although S-CMO does not include release counters, the information provided by the active-thread scoreboard can be regarded as a conservative approximation of release counter information: the fact that a thread is not scheduled on a CPU can interpreted as an increment of that thread's release counter. Table 4 reports the relative frequency of sync remote operations and the speedup of execution times. We have evaluated two variants of the S-CMO prototype, one that follows the S-CMO protocol for all operations on flat locks (columns all S-CMO), and one that can temporarily revert to the standard memory synchronization protocol for locks that observe contention and hence are likely to cause sync remote operations (columns adaptive S-CMO). The adaptive protocol was primarily motivated by the relatively high overhead of sync remote in the software prototype. The frequency of sync remote operations in the adaptive variant of the protocol is generally lower than in the all S-CMO case.
S-CMO performance
The frequency of sync remote operations is generally low and reflects the protocol's ability to identify the redundancies found in the conventional implementation of acquire-release (as reported in Section 2.4). Obvisouly, for single-threaded executions, S-CMO eliminates all sync acquire and sync release operations. The right columns (sync remote -score [%] ) specify the frequency of operations if some sync remote instances are avoided thanks to the active-thread scoreboard. This mechanism is quite effective in configurations with a larger number of threads than processors (jigsaw, hedc, jbb2000 (16 wh)). WAS-based programs benefit as well, although the effect we observed lagged behind our initial expectations -in the light of about 80 software threads that are scheduled to 8 hardware threads. The cause of this behavior is that sync remote operations occur on a relatively small set of highly contended locks that each thread acquires and releases several times during one scheduling quantum. We expect a release counter implementation to further reduce the frequency of sync remote operations, because it can detect redundant synchronization when threads are scheduled in addition to when they are not.
Columns speedup report the speedup obtained on Power4 (6-way) and Power5 (4-way + SMT) multiprocessor systems. To compensate for the slight variations in execution time across different runs, the speedup is computed from the average execution time of the best four out of five runs in each category. As the benchmarks frequently perform lock operations, the speedups are significant. The improvement on Power4 is more pronounced than on Power5 -which is consistent with our observation that memory barrier instructions on Power4 are relatively more expensive than on Power5. The speedups obtained with the adaptive scheme are slightly better for most benchmarks and demonstrate the significance of the overhead due to the software implementation of sync remote. Notice that overheads actually cause a slowdown for the WAS/trade6. hedc and jigsaw are not CPU-bound in the configuration that we tested, and hence we observe no speedup numbers for these programs.
The software prototype provides a conservative estimation, i.e., a lower bound, on the performance gains that can be achieved by a full CMO implementation in hardware. Two main factors contribute to the overhead of the software prototype: First, release counters are omitted -which would require even fewer sync remote operations than reported in columns sync remote and score [%] . Secondly, the software implementation involves software overheads due to additional instructions on the fast-path of the locking protocol, and the cost of the inter-thread signaling mechanism is significantly higher than hardware-based inter-processor communication would be. Furthermore, this data reflects the performance benefits from CMO being applied solely to the lock implementations within the J9 virtual machine, ignoring potential performance benefits from utilizing CMO within other software components. Table 4 . Percentage of lock acquire operations that led to a sync remote operations and speedups observed for software prototypes of the S-CMO and adaptive S-CMO protocols. The first column labeled sync remote specifies the percentage when omittting the active-thread scoreboard, the second column indicates the fraction including the active-thread scoreboard. Data in column speedup is obtained when including the scoreboard.
A simple analytical model
As demonstrated in the last section, CMO offers significant performance improvement for many applications, however some applications suffer due to the high cost of our software-based sync remote signaling implementation. Given a hardware-based sync conditional and sync remote implementation, CMO performance will improve dramatically. In this section, we present a simple analytical model that predicts this improvement given various sync remote latencies. Our model, shown below, predicts CMO speedup for a particular application as a function of five variables: the application's CPI, the number of conventional memory ordering instructions avoided per instruction (MOI freq ), the average performance penalty of each conventional memory ordering instruction (MOI lat ), the number of sync remote operations per instruction (SR freq ), and the average performance penalty of each sync remote operation (SR latency ).
This model is quite basic, as it simply subtracts the the expected CPI component due to acquire/release-time memory ordering instruction stalls, and adds a CPI component due to expected sync remote stalls. Although there are many potential sources of variation between this simple model and an actual system (e.g. non-uniform stall latencies for memory ordering instructions), we find that the model works quite well in practice, as it successfully predicts the performance of the S-CMO prototype within a small margin of error.
We have experimentally measured CPI , MOI freq , and SR freq for each application. Figure 6 and Figure 7 present CMO speedup when using a MOI lat value empirically measured on an IBM Power4-based system and an IBM Power5-based system, respectively, while varying SR latency across the x-axis. The S-CMO implementation evaluated in the prior section applied the CMO optimization to only those lock routines within the Java virtual machine, and consequently underestimates the potential performance improvement for applications in which significant locking occurs in the operating system and native libraries. Because CMO can be applied to all locks system-wide, our MOI freq value is based on the frequency of system-wide locking for each application (shown in Table 2 ).
As shown earlier, CMO improves performance significantly more on the Power4 system than the Power5 system. However, when including a lightweight remote synchronization mechanism, CMO improves the performance of all applications even on the Power5 where MOI lat is relatively low (28 cycles), whereas the cost of sync remote degraded WAS/trade6 performance in the software prototype. As SR latency increases, performance of course decreases, but this decrease is very gradual for all applications other than WAS/trade6, where CMO begins to slow down the application at 700 cycles. In a real system, the latency of the average remote synchronization operation should be comparable to the latency of average cache-to-cache transfers between processors. This latency will be much less than 500 cycles for current and near-future medium-scale (4-64 processor) systems, considering the trend toward chip- 
Related work
Prior work related to the optimization of memory ordering instructions exists in both software optimizations that minimize the frequency of memory ordering operations in the dynamic instruction stream, and hardware implementations that minimize the per-operation cost of memory ordering.
Hardware proposals
Adve and Hill present a counter-based memory ordering instruction implementation, which stalls instruction processing only while outstanding cache misses exist [1] . This mechanism was implemented in the AlphaServer GS320 [9] , augmented with support for early detection of the ordering of writes. Since these implementations rely on the presence of a centralized ordering point within the memory system, the cost of each memory barrier is relatively low, whereas the unordered nature of the interconnect in IBM pSeries systems requires the occasional broadcast of memory ordering operations to properly flush various memory system queues.
There has already been significant work within IBM to reduce the performance impact of memory ordering instructions, reflected in a number of patents. Arimilli et al. describe system implementations that avoid the broadcast of memory ordering operations in situations where it can be inferred that it is unnecessary based on the lack of cache misses by the local processor [4] or the lack of external coherence requests observed from the interconnect [3] . Guthrie et al. describe a read-set tracking implementation that allows instructions after a memory ordering instruction to be speculatively executed before prior memory references have been ordered [12] . In the event that the speculation is incorrect, the instructions after the memory ordering instruction are squashed and re-executed. This implementation is similar to the original speculative ordering implementation described by Gharachorloo et al. in the context of sequentially consistent systems [7] . Guthrie at al. also describe variants of the speculative protocol that will reduce the cost of ordering when there are multiple ordering instructions simultaneously in the pipeline. If all of the coherence permissions for the cache blocks touched between the two memory ordering operations can be obtained before the first memory ordering operation completes, the second may be treated as a no-op [13, 14] . Despite this work, memory ordering instructions remain a performance hindrance in PowerPC-based multiprocessors, as shown in Section 5.2.
Software proposals
Shasha and Snir [30] developed an algorithm that minimizes the number of memory ordering operations that are required in a program execution to guarantee sequential consistency [22] . The technique is based on the static analysis of execution traces. The theory developed by Shasha and Snir is the foundation of several static program analyses and transformation techniques [20, 34] that strive to achieve Proceedings of the 33rd International Symposium on Computer Architecture (ISCA'06) sequential consistency through barrier insertion at compiletime. Such analysis is conservative and typically adds overhead to the program execution. Whereas these techniques aim to strengthen the shared memory model available to the programmer, the goal of CMO is to optimize and reduce the cost of the acquire-release memory synchronization protocol using a pure runtime technique.
Others have developed dynamic techniques to reduce the overhead of locking in the context of the Java programming language [27, 17, 18, 26] . The principal idea is to reserve a lock for a particular thread and then allow that reserving thread to acquire and release the lock with a highly efficient lock protocol. This work focuses on reducing the frequency of atomic read-modify-write operations. CMO's goal is different in that it strives to reduce the cost of memory ordering operations, not atomic operations. The idea to convey reservation information from a release point to a subsequent acquire for the purpose of optimization is similar to the techniques in [17, 18, 26] . Although CMO can be implemented to optimize the operation of locking in software, it is general enough to optimize memory synchronization associated with other synchronization mechanisms (e.g., barriers or volatile variables [24] ) and can be implemented entirely in hardware.
Logical clocks have been extensively used in the distributed systems community. Lamport [21] and Schwarz et al. [29] developed conceptual models for capturing a partial order of events in distributed systems. The release vector that CMO keeps in each processor can be understood as a logical clock according to these models, where events correspond to memory accesses (read and update). This logical clock (i.e. the release vector in each processor) allows a program executing at processor i to determine if its view on a certain part of shared memory is current with respect to updates done by some (other) processor j. [21] and [29] provide a very general theory that is useful to define a notion of ordering and consistency in a parallel system, which is useful to define and reason about the correctness of CMO itself.
TreadMarks [2] is a distributed software shared memory system that implements a weak consistency model called Lazy Release Consistency (LRC). In LRC, the propagation of memory updates after a synchronization point is deferred. At a synchronization point (barrier), only a digest of updates is broadcast in terms of so called write notices for memory pages that have been modified. While the principle of deferring memory synchronization is similar to CMO, TreadMarks is a software system and is designed to operate in a distributed multi-computer environment, not, like CMO, in a closely coupled multiprocessor. Also, write notices are recorded for selected parts of the memory (page granularity), whereas release numbers in CMO reflect the consistency of the entire memory updated by a processor.
Conclusions
We have developed a new multiprocessor synchronization algorithm called conditional memory ordering, which avoids significant redundancy of memory ordering and therefore better matches the requirements of software with frequent acquire-release synchronization. Although the latency of initiating synchronization on a remote processor may be higher than the latency of conventional sync acquire and sync release operation, because remote synchronization is rarely necessary, CMO can significantly improve the performance of multiprocessor systems. We demonstrate the opportunity and actual runtime speedups with a software prototype. With hardware support, CMO offers significant performance benefits across our set of Java benchmarks when assuming a reasonable remote synchronization latency. In future work, we plan to explore the effectiveness of CMO across a wider range of synchronization algorithms and workloads.
